



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/880,106	06/12/2001	Tim Allen	ALTRP064	3098
22434	7590	12/22/2004	EXAMINER	
BEYER WEAVER & THOMAS LLP			SIEK, VUTHE	
P.O. BOX 70250			ART UNIT	PAPER NUMBER
OAKLAND, CA 94612-0250			2825	

DATE MAILED: 12/22/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 09/880,106	Applicant(s) ALLEN ET AL.	
	Examiner Vuthe Siek	Art Unit 2825	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 13 October 2004.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-93 is/are pending in the application.
- 4a) Of the above claim(s) 32-93 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-12, 14-23 and 25-31 is/are rejected.
- 7) ☒ Claim(s) 13 and 24 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

### **DETAILED ACTION**

1. This office action is in response to application 09/880,106 and response to restriction filed on 5/11/2004. Claims 1-93 remain pending in the application.

### ***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-2, 5-12, 14-15, 18-23 and 25-31 are rejected under 35 U.S.C. 102(b) as being anticipated by Rhim et al. (6,006,022).

4. As to claims 1, 18, 25 and 31, Rhim et al. teach a method for implementing a programmable chip comprising identifying first parameter information for configuring the processor core on the programmable chip; identifying second parameter information for configuring the peripheral on the programmable chip and generating a logic description using the first and second parameter information to provide logic information for implementing the processor core and the peripheral on the programmable chip (Fig. 1 and description; col. 14-16, summary).

5. As to claims 2, 5-12, 14-15, 19-23 and 26-30, Rhim et al. teach the peripheral is a peripheral component; a peripheral interface, a custom peripheral interface and an interface to off-chip (external device); the logic description is a synthesizable logic file, an HDL file, EDF file; generating the logic description comprising generating connector

Art Unit: 2825

logic for allowing interconnects between the processor core and the peripheral;  
generating connector logic comprising identifying the I/O ports associated with the  
processor core and the peripherals (Fig. 1 and description; col. 14-18, summary).

***Claim Rejections - 35 USC § 103***

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 3-4 are rejected under 35 U.S.C. 103(a) as being obvious over Rhim et al. (6,006,022) in view of Brochure entitled "Triscent A7 32-bit Configurable System-on-Chip", pages 1-3, June 6, 2001.

8. As to claims 3-4, the Brochure teach the peripheral is a UART and a timer (see page 1). It would have obvious to one of ordinary skill in the art at the time the invention was made to incorporate the peripheral including a UART and a timer into the programmable chip as taught by Rhim et al. because this would provide the programmable chip to optionally adapted to various external devices.

9. Claims 16-17 are rejected under 35 U.S.C. 103(a) as being obvious over Rhim et al. (6,006,022) in view of Gauthier et al. (6,574,791).

10. As to claims 16-17, Rhim et al does not teach wizard and subwizard. Gauthier et al. teach an object oriented wizard creation mechanism including a WizardDesigner

Art Unit: 2825

mechanism for creating skeleton of new wizard, for specializing, and WizardMetaManager mechanism for persisting and retrieving created wizards. The WizardWizard guides the developer to define basic components of new wizard. The use of the component based framework with the WizardWizard and WizardDesigner provide a customizable and extensible wizard creation solution to that has utmost functionality and flexibility to the users and developers (please at least col. 2, col. 4, lines 26-41, col. 7, 9-10). Therefore, it would have obvious to one of ordinary skill in the art at the time the invention was made to utilizing the object oriented wizard creation mechanism as taught by Gauthier et al. during implementing the programmable chip as taught by Rhim et al. in order to customize the programmable chip including a core processor and peripheral by modifying parameter information of the core processor and peripheral to thereby providing various functionality of the programmable chip. Although, the specification provides examples relating to parameters information as asserted by applicant(s), the limitations as described in the specification can not be read into the claims. The current claims are not patentable over the cited references. Applicants are requested to consider other new cited references including US 2003/0120896, 6,477,683, 6,460,172.

***Allowable Subject Matter***

11. Claims 13 and 24 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

***Remarks***

12. Applicant(s) that Rhim et al. do not teach identifying a parameter information corresponding to a processor core and a parameter information corresponding to a peripheral for implementing the processor core and peripheral on a programmable chip. Examiner respectfully submits that teach implementing or configuring a processor core and peripheral on a programmable chip. A programmable chip to be designed or implemented or configured is shown in Fig. 13, item 700 or Fig. 1. A design database is used to store all parameters information corresponding to a processor, peripherals and all other circuit components to be designed or implemented or configured on a programmable chip, where a processor core (item 110 or item 710 of Fig. 1; or item 710 of Fig. 12) and peripherals (items 120, 130 of Fig. 1; or item 730 of Fig. 13) are described in hardware language description. The processor and peripherals include associated parameters. It would be impossible that a processor and peripherals do not include associated parameters when designing or implementing or configuring on a programmable chip. Therefore, applicant(s)'s arguments are not persuasive. There are not specific parameters recited in the claims, thus any information related to designing a processor and peripherals on the programmable chip is read into the claimed limitations.

13. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vuthe Siek whose telephone number is (571) 272-1906. The examiner can normally be reached on Increase Flextime.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



VUTHE SIEK  
PRIMARY EXAMINER